

FIG. 1 basic power delivery system




FIG. 2

I/O Cell #1

I/O Cell #2

I/O Cell #3

I/O Cell #4




FIG. 3




FIG. 4

300




FIG. 5




FIG. 6A

510





FIG. 7A



[illegible]

FIG. 7B - TABLE #2

A ₀	A ₁	A ₂	A ₃	Right Shift	Left Shift	Invert	A ₀	A ₁	A ₂	A ₃	Record Bits
0	0	0	0			x	0	1	0	1	1
0	0	0	1		x		0	0	1	1	0
0	0	1	0	x			1	0	0	1	0
0	0	1	0	x			1	0	1	0	1
0	1	0	1	x			0	1	1	0	1
1	0	0	0	x			1	1	0	0	1
1	0	1	1	x			1	0	1	0	1
1	1	0	1	x			0	1	1	0	1
1	1	1	0	x			0	1	0	0	1
1	1	1	1		x		1	0	1	0	1
1	1	1	1			x	1	1	0	1	1